<?xml version="1.0" encoding="UTF-8"?><?xml-stylesheet title="XSL_formatting" type="text/xsl" href="https://news.samsung.com/global/wp-content/plugins/btr_rss/btr_rss.xsl"?><rss version="2.0"
     xmlns:content="http://purl.org/rss/1.0/modules/content/"
     xmlns:wfw="http://wellformedweb.org/CommentAPI/"
     xmlns:dc="http://purl.org/dc/elements/1.1/"
     xmlns:atom="http://www.w3.org/2005/Atom"
     xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
     xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	 xmlns:media="http://search.yahoo.com/mrss/"
	>
	<channel>
		<title>CXL DRAM &#8211; Samsung Global Newsroom</title>
		<atom:link href="https://news.samsung.com/global/tag/cxl-dram/feed" rel="self" type="application/rss+xml" />
		<link>https://news.samsung.com/global</link>
        <image>
            <url>https://img.global.news.samsung.com/image/newlogo/logo_samsung-newsroom.png</url>
            <title>CXL DRAM &#8211; Samsung Global Newsroom</title>
            <link>https://news.samsung.com/global</link>
        </image>
        <currentYear>2023</currentYear>
        <cssFile>https://news.samsung.com/global/wp-content/plugins/btr_rss/btr_rss_xsl.css</cssFile>
		<description>What's New on Samsung Newsroom</description>
		<lastBuildDate>Thu, 16 Apr 2026 21:00:00 +0000</lastBuildDate>
		<language>en-US</language>
		<sy:updatePeriod>hourly</sy:updatePeriod>
		<sy:updateFrequency>1</sy:updateFrequency>
					<item>
				<title><![CDATA[Samsung Develops Industry’s First CXL DRAM Supporting CXL 2.0]]></title>
				<link>https://news.samsung.com/global/samsung-develops-industrys-first-cxl-dram-supporting-cxl-2-0</link>
				<pubDate>Fri, 12 May 2023 11:00:49 +0000</pubDate>
								<media:content url="https://img.global.news.samsung.com/global/wp-content/uploads/2023/05/CXL-2.0_Thumb728_F.jpg" medium="image" />
				<dc:creator><![CDATA[Samsung Newsroom]]></dc:creator>
						<category><![CDATA[Press Release]]></category>
		<category><![CDATA[Semiconductors]]></category>
		<category><![CDATA[CXL 2.0]]></category>
		<category><![CDATA[CXL DRAM]]></category>
                <guid isPermaLink="false">https://bit.ly/3nRc7o0</guid>
									<description><![CDATA[Samsung Electronics, a world leader in advanced semiconductor technology, today announced its development of the industry’s first 128-gigabyte (GB) DRAM to support Compute Express Link™ (CXL™) 2.0. Samsung worked closely with Intel on this landmark advancement on an Intel® Xeon® platform. Building on its development of the industry’s first CXL 1.1-based CXL DRAM in May […]]]></description>
																<content:encoded><![CDATA[<p><img class="alignnone size-full wp-image-141167" src="https://img.global.news.samsung.com/global/wp-content/uploads/2023/05/CXL-2.0_Main1.jpg" alt="" width="1000" height="707" /></p>
<p>Samsung Electronics, a world leader in advanced semiconductor technology, today announced its development of the industry’s first 128-gigabyte (GB) DRAM to support Compute Express Link<img src="https://s.w.org/images/core/emoji/16.0.1/72x72/2122.png" alt="™" class="wp-smiley" style="height: 1em; max-height: 1em;" /> (CXL<img src="https://s.w.org/images/core/emoji/16.0.1/72x72/2122.png" alt="™" class="wp-smiley" style="height: 1em; max-height: 1em;" />) 2.0. Samsung worked closely with Intel on this landmark advancement on an Intel® Xeon® platform.</p>
<p>Building on its development of the industry’s first CXL 1.1-based CXL DRAM in May of 2022, Samsung’s introduction of the 128GB CXL DRAM based on CXL 2.0 is expected to accelerate commercialization of next-generation memory solutions. The new CXL DRAM supports PCle 5.0 interface (x8 lanes) and provides bandwidth of up to 35GB per second.</p>
<p>“As a member of the CXL Consortium Board of Directors, Samsung Electronics remains at the forefront of CXL technology,” said Jangseok Choi, vice president of New Business Planning Team at Samsung Electronics. “This breakthrough development underlines our commitment to expanding the CXL ecosystem even further through partnerships with data center, server and chipset companies across the industry.”</p>
<p>“Intel is delighted to work with Samsung on their investment towards a vibrant CXL ecosystem, said Jim Pappas, director of Technology Initiatives at Intel Corporation. Intel will continue to work with Samsung to foster the growth and adoption of innovative CXL products throughout the industry.”</p>
<p>“Montage is excited to mass produce the first controllers to support CXL 2.0,” said Stephen Tai, president of Montage Technology. “We look forward to continuing our partnership with Samsung to advance CXL technology and expand its ecosystem.”</p>
<p>For the first time ever, CXL 2.0 supports memory pooling — a memory management technique that binds multiple CXL memory blocks on a server platform to form a pool and enables hosts to dynamically allocate memory from the pool as needed. The new technology allows customers to maximize efficiency while lowering operating costs, which will in turn help customers reinvest resources into reinforcing their server memory.</p>
<p>Samsung plans to start mass producing CXL 2.0 DRAM later this year and is poised to deliver additional offerings in various capacities to address demand for future computing applications.</p>
<p>CXL is a next-generation interface that adds efficiency to accelerators, DRAM and storage devices used with CPUs in high-performance server systems. Given that its bandwidth and capacity can be expanded when used with the main DRAM, the technology’s advancement is expected to make waves across the next-generation computing market, where key technologies such as artificial intelligence (AI) and machine learning (ML) have led to a rapid rise in demand for high-speed data processing.</p>
]]></content:encoded>
																				</item>
					<item>
				<title><![CDATA[Samsung Electronics Introduces Industry’s First 512GB CXL Memory Module]]></title>
				<link>https://news.samsung.com/global/samsung-electronics-introduces-industrys-first-512gb-cxl-memory-module</link>
				<pubDate>Tue, 10 May 2022 11:00:09 +0000</pubDate>
								<media:content url="https://img.global.news.samsung.com/global/wp-content/uploads/2022/05/CXL-Memory_thumb728.jpg" medium="image" />
				<dc:creator><![CDATA[Samsung Newsroom]]></dc:creator>
						<category><![CDATA[Press Release]]></category>
		<category><![CDATA[Semiconductors]]></category>
		<category><![CDATA[AI]]></category>
		<category><![CDATA[AI Components]]></category>
		<category><![CDATA[Big Data]]></category>
		<category><![CDATA[CXL]]></category>
		<category><![CDATA[CXL DRAM]]></category>
		<category><![CDATA[SMDK]]></category>
                <guid isPermaLink="false">https://bit.ly/3P66knr</guid>
									<description><![CDATA[Samsung Electronics, the world leader in advanced memory technology, today announced its development of the industry’s first 512-gigabyte (GB) Compute Express Link (CXL) DRAM, taking an important step toward the commercialization of CXL which will enable extremely high memory capacity with low latency in IT systems. Since introducing the industry’s first CXL DRAM prototype with […]]]></description>
																<content:encoded><![CDATA[<p><img class="alignnone size-full wp-image-132446" src="https://img.global.news.samsung.com/global/wp-content/uploads/2022/05/CXL-Memory_main1.jpg" alt="" width="1000" height="708" /></p>
<p>Samsung Electronics, the world leader in advanced memory technology, today announced its development of the industry’s first 512-gigabyte (GB) Compute Express Link (CXL) DRAM, taking an important step toward the commercialization of CXL which will enable extremely high memory capacity with low latency in IT systems.</p>
<p>Since introducing the industry’s first CXL DRAM prototype with a field-programmable gate array (FPGA) controller in May 2021, Samsung has been working closely with data center, enterprise server and chipset companies to develop an improved, customizable CXL device.</p>
<p><img class="alignnone size-full wp-image-132447" src="https://img.global.news.samsung.com/global/wp-content/uploads/2022/05/CXL-Memory_main2.jpg" alt="" width="1000" height="708" /></p>
<p>The new CXL DRAM is built with an application-specific integrated circuit (ASIC) CXL controller and is the first to pack 512GB of DDR5 DRAM, featuring four times the memory capacity and one-fifth the system latency over the previous Samsung CXL offering.</p>
<p>“CXL DRAM will become a critical turning point for future computing structures by substantially advancing artificial intelligence (AI) and big data services, as we aggressively expand its usage in next-generation memory architectures including software-defined memory (SDM),” said Cheolmin Park, Vice President of Memory Global Sales & Marketing at Samsung Electronics, and Director of the CXL Consortium. “Samsung will continue to collaborate across the industry to develop and standardize CXL memory solutions, while fostering an increasingly solid ecosystem.”</p>
<p>“As an active member of the CXL Consortium, Lenovo is committed to developing this important standard and helping build the ecosystem around the new CXL interconnect,” said Greg Huff, Chief Technology Officer, Lenovo Infrastructure Solutions Group. “We are excited to be part of Samsung’s CXL development program, working to foster the growth and adoption of innovative CXL products in future Lenovo systems.”</p>
<p><img loading="lazy" class="alignnone size-full wp-image-132448" src="https://img.global.news.samsung.com/global/wp-content/uploads/2022/05/CXL-Memory_main3.jpg" alt="" width="1000" height="708" /></p>
<p>“CXL is a key technology that enables more innovative ways to manage memory expansion and pooling which will play an important role in next-generation server platforms,” said Christopher Cox, Vice President of Strategic Technology at Montage Technology. “Montage is excited to continue partnering with Samsung to help the CXL ecosystem expand rapidly.”</p>
<p>In recent years, the growth of the metaverse, AI and big data has been generating explosive amounts of data. However, conventional DDR design limits the scaling of memory capacity beyond the tens of terabyte range, requiring an entirely new memory interface technology like CXL.</p>
<p>The large pool of memory that is shared between CXL and main memory allows a server to expand its memory capacity to tens of terabytes, and at the same time increase its bandwidth to several terabytes per second.</p>
<p>Samsung’s 512GB CXL DRAM will be the first memory device that supports the PCIe 5.0 interface and will come in an EDSFF (E3.S) form factor — especially suitable for next-generation high-capacity enterprise servers and data centers.</p>
<p><img loading="lazy" class="alignnone size-medium wp-image-134216" src="https://img.global.news.samsung.com/global/wp-content/uploads/2022/05/CXL-Memory_main4_F-1000x562.jpg" alt="" width="1000" height="562" /></p>
<p>Later this month, Samsung plans to unveil an updated version of its open-source Scalable Memory Development Kit (SMDK). The toolkit is a comprehensive software package that allows the CXL memory expander to work seamlessly in heterogeneous memory systems — enabling system developers to incorporate CXL memory into various IT systems running AI, big data and cloud applications, without having to modify existing application environments.</p>
<p>Samsung will begin sampling its 512GB CXL DRAM with customers and partners for joint evaluation and testing in the third quarter of this year, and plans to have the memory ready for commercialization as next-generation server platforms become available. As a member of the CXL Consortium Board of Directors, Samsung is openly collaborating with many global data center, server and chipset vendors to deliver next-generation interface technologies that can bring highly tangible benefits to the IT industry.</p>
]]></content:encoded>
																				</item>
			</channel>
</rss>