<?xml version="1.0" encoding="UTF-8"?><?xml-stylesheet title="XSL_formatting" type="text/xsl" href="https://news.samsung.com/my/wp-content/plugins/btr_rss/btr_rss.xsl"?><rss version="2.0"
     xmlns:content="http://purl.org/rss/1.0/modules/content/"
     xmlns:wfw="http://wellformedweb.org/CommentAPI/"
     xmlns:dc="http://purl.org/dc/elements/1.1/"
     xmlns:atom="http://www.w3.org/2005/Atom"
     xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
     xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>
	<channel>
		<title>High Bandwidth Memory &#8211; Samsung Newsroom Malaysia</title>
		<atom:link href="https://news.samsung.com/my/tag/high-bandwidth-memory/feed" rel="self" type="application/rss+xml" />
		<link>https://news.samsung.com/my</link>
        <image>
            <url>https://img.global.news.samsung.com/image/newlogo/logo_samsung-newsroom_my.png</url>
            <title>High Bandwidth Memory &#8211; Samsung Newsroom Malaysia</title>
            <link>https://news.samsung.com/my</link>
        </image>
        <currentYear>2021</currentYear>
        <cssFile>https://news.samsung.com/my/wp-content/plugins/btr_rss/btr_rss_xsl.css</cssFile>
		<description>What's New on Samsung Newsroom</description>
		<lastBuildDate>Fri, 10 Apr 2026 15:33:04 +0000</lastBuildDate>
		<language>en-US</language>
		<sy:updatePeriod>hourly</sy:updatePeriod>
		<sy:updateFrequency>1</sy:updateFrequency>
					<item>
				<title>Samsung Develops Industry’s First  High Bandwidth Memory with AI Processing Power</title>
				<link>https://news.samsung.com/my/samsung-develops-industrys-first-high-bandwidth-memory-with-ai-processing-power?utm_source=rss&amp;utm_medium=direct</link>
				<pubDate>Thu, 18 Feb 2021 11:46:27 +0000</pubDate>
						<category><![CDATA[Press Release]]></category>
		<category><![CDATA[Semiconductors]]></category>
		<category><![CDATA[AI]]></category>
		<category><![CDATA[AI Components]]></category>
		<category><![CDATA[HBM-PIM]]></category>
		<category><![CDATA[High Bandwidth Memory]]></category>
		<category><![CDATA[Processing-in-Memory]]></category>
                <guid isPermaLink="false">https://bit.ly/2OEQRzQ</guid>
									<description><![CDATA[Samsung Electronics Co., Ltd., the world leader in advanced memory technology, today announced that it has developed the industry’s first High Bandwidth]]></description>
																<content:encoded><![CDATA[<p>Samsung Electronics Co., Ltd., the world leader in advanced memory technology, today announced that it has developed the industry&#8217;s first High Bandwidth Memory (HBM) integrated with artificial intelligence (AI) processing power — the HBM-PIM. The new processing-in-memory (PIM) architecture brings powerful AI computing capabilities inside high-performance memory, to accelerate large-scale processing in data centers, high performance computing (HPC) systems and AI-enabled mobile applications.</p>
<p>&nbsp;</p>
<p>Kwangil Park, senior vice president of Memory Product Planning at Samsung Electronics stated, &#8220;Our groundbreaking HBM-PIM is the industry&#8217;s first programmable PIM solution tailored for diverse AI-driven workloads such as HPC, training and inference. We plan to build upon this breakthrough by further collaborating with AI solution providers for even more advanced PIM-powered applications.&#8221;</p>
<p>&nbsp;</p>
<p>Rick Stevens, Argonne’s Associate Laboratory Director for Computing, Environment and Life Sciences commented, “I’m delighted to see that Samsung is addressing the memory bandwidth/power challenges for HPC and AI computing. HBM-PIM design has demonstrated impressive performance and power gains on important classes of AI applications, so we look forward to working together to evaluate its performance on additional problems of interest to Argonne National Laboratory.”</p>
<p>&nbsp;</p>
<p>Most of today&#8217;s computing systems are based on the von Neumann architecture, which uses separate processor and memory units to carry out millions of intricate data processing tasks. This sequential processing approach requires data to constantly move back and forth, resulting in a system-slowing bottleneck especially when handling ever-increasing volumes of data.</p>
<p>&nbsp;</p>
<p>Instead, the HBM-PIM brings processing power directly to where the data is stored by placing a DRAM-optimized AI engine inside each memory bank — a storage sub-unit — enabling parallel processing and minimizing data movement. When applied to Samsung&#8217;s existing HBM2 Aquabolt solution, the new architecture is able to deliver over twice the system performance while reducing energy consumption by more than 70%. The HBM-PIM also does not require any hardware or software changes, allowing faster integration into existing systems.</p>
<p>&nbsp;</p>
<p>Samsung’s paper on the HBM-PIM has been selected for presentation at the renowned International Solid-State Circuits Virtual Conference (ISSCC) held through Feb. 22. Samsung’s HBM-PIM is now being tested inside AI accelerators by leading AI solution partners, with all validations expected to be completed within the first half of this year.</p>
]]></content:encoded>
																				</item>
					<item>
				<title>Samsung to Advance High Performance Computing Systems with Launch of Industry’s First 3rd-generation (16GB) HBM2E</title>
				<link>https://news.samsung.com/my/samsung-to-advance-high-performance-computing-systems-with-launch-of-industrys-first-3rd-generation-16gb-hbm2e?utm_source=rss&amp;utm_medium=direct</link>
				<pubDate>Tue, 04 Feb 2020 12:08:38 +0000</pubDate>
						<category><![CDATA[Press Release]]></category>
		<category><![CDATA[Semiconductors]]></category>
		<category><![CDATA[3rd GEN High Bandwidth Memory 2E]]></category>
		<category><![CDATA[DRAM]]></category>
		<category><![CDATA[Flashbolt]]></category>
		<category><![CDATA[HBM2E]]></category>
		<category><![CDATA[High Bandwidth Memory]]></category>
		<category><![CDATA[Microbumps]]></category>
                <guid isPermaLink="false">http://bit.ly/36XnYSU</guid>
									<description><![CDATA[New HBM2E stacks eight 16Gb DRAM dies to achieve 16GB package capacity and ensures a stable data transfer speed at 3.2Gbps Samsung Electronics, the world]]></description>
																<content:encoded><![CDATA[<h3 class="subtitle" style="text-align: center;"><span style="color: #333399;">New HBM2E stacks eight 16Gb DRAM dies to achieve 16GB package capacity </span><span style="color: #333399;">and ensures a stable data transfer speed at 3.2Gbps</span></h3>
<p><img class="aligncenter size-full wp-image-9573" src="https://img.global.news.samsung.com/my/wp-content/uploads/2020/02/Samsung-16GB-HBM2E-Flashbolt_main1.jpg" alt="" width="1000" height="563" srcset="https://img.global.news.samsung.com/my/wp-content/uploads/2020/02/Samsung-16GB-HBM2E-Flashbolt_main1.jpg 1000w, https://img.global.news.samsung.com/my/wp-content/uploads/2020/02/Samsung-16GB-HBM2E-Flashbolt_main1-725x408.jpg 725w, https://img.global.news.samsung.com/my/wp-content/uploads/2020/02/Samsung-16GB-HBM2E-Flashbolt_main1-768x432.jpg 768w" sizes="(max-width: 1000px) 100vw, 1000px" /></p>
<p>Samsung Electronics, the world leader in advanced memory technology, today announced the market launch of ‘Flashbolt’, its third-generation High Bandwidth Memory 2E (HBM2E). The new 16-gigabyte (GB) HBM2E is uniquely suited to maximize high performance computing (HPC) systems and help system manufacturers to<span> </span><span>advance their supercomputers, AI-driven data analytics and state-of-the-art graphics systems in a timely manner.</span></p>
<p>&nbsp;</p>
<p>“With the introduction of the highest performing DRAM available today, we are taking a critical step to enhance our role as the leading innovator in the fast-growing premium memory market,” said Cheol Choi, executive vice president of Memory Sales &amp; Marketing at Samsung Electronics. “Samsung will continue to deliver on its commitment to bring truly differentiated solutions as we reinforce our edge in the global memory marketplace.”</p>
<p>&nbsp;</p>
<p>Ready to deliver twice the capacity of the previous-generation 8GB HBM2 ‘Aquabolt’, the new Flashbolt also sharply increases performance and power efficiency to significantly improve next-generation computing systems. The 16GB capacity is achieved by vertically stacking eight layers of 10nm-class (1y) 16-gigabit (Gb) DRAM dies on top of a buffer chip. This HBM2E package is then interconnected in a precise arrangement of more than 40,000 ‘through silicon via’ (TSV) microbumps, with each 16Gb die containing over 5,600 of these microscopic holes.</p>
<p>&nbsp;</p>
<p>Samsung’s Flashbolt provides a highly reliable data transfer speed of 3.2 gigabits per second (Gbps) by leveraging a proprietary optimized circuit design for signal transmission, while offering a memory bandwidth of 410GB/s per stack. Samsung’s HBM2E can also attain a transfer speed of 4.2Gbps, the maximum tested data rate to date, enabling up to a 538GB/s bandwidth per stack in certain future applications. This would represent a 1.75x enhancement over Aquabolt’s 307GB/s.</p>
<p>&nbsp;</p>
<p>Samsung expects to begin volume production during the first half of this year. The company will continue providing its second-generation Aquabolt lineup while expanding its third-generation Flashbolt offering, and will further strengthen collaborations with ecosystem partners in next-generation systems as it accelerates the transition to HBM solutions throughout the premium memory market.</p>
]]></content:encoded>
																				</item>
			</channel>
</rss>
